skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.


Search for: All records

Creators/Authors contains: "Kum, Hyun"

Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?

Some links on this page may take you to non-federal websites. Their policies may differ from this site.

  1. Free, publicly-accessible full text available November 12, 2025
  2. Heterogeneous integration techniques allow the coupling of highly lattice-mismatched solid-state membranes, including semiconductors, oxides, and two-dimensional materials, to synergistically fuse the functionalities. The formation of heterostructures generally requires two processes: the combination of crystalline growth and a non-destructive lift-off/transfer process enables the formation of high-quality heterostructures. Although direct atomic interaction between the substrate and the target membrane ensures high-quality growth, the strong atomic bonds at the substrate/epitaxial film interface hinder the non-destructive separation of the target membrane from the substrate. Alternatively, a 2D material-coated compound semiconductor substrate can transfer the weakened (but still effective) surface potential field of the surface through the 2D material, allowing both high-quality epitaxial growth and non-destructive lift-off of the grown film. This Perspective reviews 2D/3D heterogeneous integration techniques, along with applications of III–V compound semiconductors and oxides. The advanced heterogeneous integration methods offer an effective method to produce various freestanding membranes for stackable heterostructures with unique functionalities that can be applied to novel electrical, optoelectronic, neuromorphic, and bioelectronic systems. 
    more » « less
  3. Heterogeneous self-assembly of III–V nanostructures on inert two-dimensional monolayer materials enables novel hybrid nanosystems with unique properties that can be exploited for low-cost and low-weight flexible optoelectronic and nanoelectronic device applications. Here, the pseudo-van der Waals epitaxy (vdWE) growth parameter space for heterogeneous integration of InAs nanowires (NWs) with continuous films of single layer graphene (SLG) via metalorganic chemical vapor deposition (MOCVD) is investigated. The length, diameter, and number density of NWs, as well as areal coverage of parasitic islands, are quantified as functions of key growth variables including growth temperature, V/III ratio, and total flow rate of metalorganic and hydride precursors. A compromise between self-assembly of high aspect ratio NWs comprising high number density arrays and simultaneous minimization of parasitic growth coverage is reached under a selected set of optimal growth conditions. Exploration of NW crystal structures formed under various growth conditions reveals that a characteristic polytypic and disordered lattice is invariant within the explored parameter space. A growth evolution study reveals a gradual reduction in both axial and radial growth rates within the explored timeframe for the optimal growth conditions, which is attributed to a supply-limited competitive growth regime. Two strategies are introduced for further growth optimization. Firstly, it is shown that the absence of a pre-growth in situ arsine surface treatment results in a reduction of parasitic island coverage by factor of ∼0.62, while NW aspect ratio and number densities are simultaneously enhanced. Secondly, the use of a two-step flow-modulated growth procedure allows for realization of dense fields of high aspect ratio InAs NWs. As a result of the applied studies and optimization of the growth parameter space, the highest reported axial growth rate of 840 nm min −1 and NW number density of ∼8.3 × 10 8 cm −2 for vdWE of high aspect ratio (>80) InAs NW arrays on graphitic surfaces are achieved. This work is intended to serve as a guide for vdWE of self-assembled III–V semiconductor NWs such as In-based ternary and quaternary alloys on functional two-dimensional monolayer materials, toward device applications in flexible optoelectronics and tandem-junction photovoltaics. 
    more » « less
  4. Although flakes of two-dimensional (2D) heterostructures at the micrometer scale can be formed with adhesive-tape exfoliation methods, isolation of 2D flakes into monolayers is extremely time consuming because it is a trial-and-error process. Controlling the number of 2D layers through direct growth also presents difficulty because of the high nucleation barrier on 2D materials. We demonstrate a layer-resolved 2D material splitting technique that permits high-throughput production of multiple monolayers of wafer-scale (5-centimeter diameter) 2D materials by splitting single stacks of thick 2D materials grown on a single wafer. Wafer-scale uniformity of hexagonal boron nitride, tungsten disulfide, tungsten diselenide, molybdenum disulfide, and molybdenum diselenide monolayers was verified by photoluminescence response and by substantial retention of electronic conductivity. We fabricated wafer-scale van der Waals heterostructures, including field-effect transistors, with single-atom thickness resolution. 
    more » « less